

THE ASSISTANT COMMISSIONER OF PATENTS Washington, D.C. 20231

DOCKET NUMBER: TU9-98-010

July 24, 1998

Sir:

Transmitted herewith for filing is the Patent Application of:

Inventor: Donald E. Denning, et al.

For: DATA PROCESSING METHOD AND SYSTEM FOR SIMULATION OF HARDWARE FAULTS UTILIZING A PCI BUS

Enclosed are:

- X Patent Specification and Declaration
- X Three sheets of drawing(s).
- X An assignment of the invention to International Business Machines Corporation (includes Recordation Form Cover Sheet).
- \_\_\_ A certified copy of a \_\_ application.
- \_\_\_\_ Information Disclosure Statement, PTO 1449 and copies of references.

The filing fee has been calculated as shown below:

For	Number Filed	Number Extra	Rate	Fee
Basic Fee				\$790.00
Total Claims	18 - 2	0	x 22 =	\$\$
Indep. Claims	2 - 3		x 82 =	\$
MULTIPLE	DEPENDENT CLAIM P	RESENTED	x 270 =	\$\$
			TOTAL	\$790.00

X Please charge my IBM Corporation Deposit Account No. <u>09-0449</u> in the amount of \$790.00. A duplicate copy of this sheet is enclosed.

- X The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to IBM Corporation Deposit Account <u>09-0449</u>. A duplicate copy of this sheet is enclosed.
- X Any additional filing fees required under 37 CFR §1.16.
- X Any patent application processing fees under 37 CFR §1.17.

CERTIFICATE OF MAILING BY "EXPRESS MAIL" UNDER 37 CFR § 1.10

"Express Mail" mailing label number: EL139335997US

Date of Mailing: July 24, 1998

I hereby certify that the documents indicated below are being deposited with the United States Postal Service under 37 CFR 1.10 on the date indicated above and are addressed to Box Patent Applications, Assistant Commissioner of Patents, Washington, D.C. 20231 and mailed on the above Date of Mailing with the above "Express Mail" mailing label number.

Diane C. Potts

(name of person mailing paper)

Juan ( Fatter 1

Respectfully Submitted.

Andrew J. Dillon Registration No. 29,634

FELSMAN, BRADLEY, GUNTER & DILLON, LLP

Suite 350, Lakewood on the Park

7600B North Capital of Texas Highway

Austin, Texas 78731

Telephone (512) 343-6116

## DATA PROCESSING METHOD AND SYSTEM FOR SIMULATION OF HARDWARE FAULTS UTILIZING A PCI BUS

#### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates to data processing systems and, in particular, to a data processing system including a PCI bus. Still more particularly, the present invention relates to a method and system in a data processing system for simulating a hardware fault utilizing a PCI bus.

### 2. Description of the Related Art:

Computer architectures generally include a plurality of devices interconnected by one or more various buses.

One such bus is a peripheral component interconnect (PCI) local bus. One or more PCI-compliant cards may be installed in a data processing system to expand the system's capabilities.

Known systems exist for detecting existing hardware faults in a computer system. Some systems provide means for detecting and isolating existing hardware faults on PCI cards.

For example, U.S. Patent 5,602,989 describes a means for detecting a hardware fault on a bus by driving signals at one end of the bus, and verifying that the values at the other end match. The means detects existing faults, thus providing verification that a particular bus is either good or bad.

15

Another example is U.S. Patent 4,459,693 which describes isolating an existing hardware fault after it has been detected. It includes special imbedded circuitry and software to enable and disable devices connected to the same node. In this manner, a faulty component can be isolated and identified.

These known fault detection systems, however, can themselves fail. Because it is not always readily apparent that the fault detection system has failed, faulty components and systems may pass the fault detection tests. When the fault detection system itself fails, testing of components and systems will not be accurate.

Therefore a need exists for a method and system in a data processing system for simulating hardware faults in order to determine whether a fault detection system is operating properly.

#### SUMMARY OF THE INVENTION

It is therefore one object of the present invention to provide an improved data processing system.

It is another object of the present invention to provide a method and system in a data processing system having a PCI bus.

It is yet another object of the present invention to provide a method and system in a data processing system for simulating a hardware fault utilizing a PCI bus.

The foregoing objects are achieved as is now described. A data processing system and method are disclosed for simulating a hardware fault occurring on an expansion card coupled to the system utilizing a bus. The hardware fault to simulate is specified. A determination is made of a signal to output utilizing the bus to simulate the hardware fault occurring on the expansion card. The signal is output during operation of the expansion card such that the hardware fault occurring on the expansion card is simulated.

The above as well as additional objectives, features, and advantages of the present invention will become apparent in the following detailed written description.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The novel features are set forth in the appended claims. The present invention itself, however, as well as a preferred mode of use, further objectives, and advantages thereof, will best be understood by reference to the following detailed description of a preferred embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 depicts a block diagram of a data processing system including a fault simulator system embodying the present invention;

Figure 2 illustrates a block diagram of a fault simulator card in accordance with the method and system of the present invention; and

Figure 3 is a high level flow chart illustrating the simulation of hardware faults and subsequent determination of whether a fault detection system is operating properly in accordance with the method and system of the present invention.

#### DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

A preferred embodiment of the present invention and its advantages are better understood by referring to Figures 1-3 of the drawings, like numerals being used for like and corresponding parts of the accompanying drawings.

The present invention is a method and system for simulating a hardware fault occurring on an expansion card included within the system. The response of the system to the hardware fault can be compared to the known proper fault detection response of the system to that particular hardware fault. In this manner, it can be determined whether the fault detection handling of the system is operating properly.

The present invention includes a fault simulator expansion card which is coupled to the system utilized a bus. In a preferred embodiment, the bus is a PCI bus. The fault simulator card receives a control signal from a processing unit of the system which indicates one of the lines of the bus to utilize during a simulation, as well as the appropriate test voltage level to output on that line.

Each hardware fault for each expansion card is associated with a particular PCI bus line and signal level. In order to simulate a particular hardware fault, it must be determined which PCI bus line is associated with that fault and what voltage level would be present on that line during that fault.

10

Once the fault simulator card receives the control signal from the processing unit which indicates the PCI bus line and test voltage level, a control register on the fault simulator card is utilized to select a pair of output signals. The output signals are received by a pair of relays to turn one of these relays on and the other off. In addition, a digital-to-analog converter and buffer amplifier are utilized to set the appropriate voltage level. In this manner, any of the PCI bus lines may be driven to any desired test voltage level.

Once the appropriate PCI bus line is driven to the desired test voltage level, the hardware fault is simulated. A comparison can then be made between the actual and proper responses of the system to the hardware fault.

With reference now to the figures and in particular with reference to Figure 1, there is depicted a block diagram of a data processing system 10 including a fault simulator card 18 embodying the present invention. Data processing system 10 includes a processing unit 12 which includes a CPU 14, control unit 15, and a memory 16, and a display monitor 17. Processing unit 12, fault simulator card 18, and expansion card 20 are coupled together utilizing a PCI bus 24.

25

Processing unit 12 executes software such as a device driver routine 30 for permitting a user to interface with expansion card 22 via a window 26. Processing unit 12 also executes a fault simulator software routine 31 for permitting a user to interface with fault simulator card 18 via a window 28. Fault

simulator card 18 includes buffers 32, control register 34, switching elements 35, and decoder 39.

Data processing system 10 includes a fault detection system known in the art which includes a predetermined, proper response to each type of hardware fault that might be generated by each type of expansion card. The fault detection systems are not the subject of the present invention.

Figure 2 illustrates a block diagram of fault simulator card 18 in accordance with the method and system of the present invention. Fault simulator 18 includes a digital-to-analog converter 30 (DAC), a buffer amplifier 32, a control register 34, multiple relays 36, and multiple relays 37. Those skilled in the art will recognize that analog switches could be used instead of relays.

DAC 30 and control register 34 both receive as their inputs a control signal 41 which is output by decoder 39. Decoder 39 receives, utilizing PCI bus 24, and decodes a signal 38 from processing unit 12. Control signal 41 includes information regarding which line or lines of PCI bus are to be utilized to test the response of processing unit 12 to a particular hardware fault. Control signal 41 also includes information regarding the test voltage level to be utilized during the simulation.

DAC 30 is utilized to convert the digital information regarding the test voltage level to the proper analog voltage level. DAC 30 outputs an analog signal 40 having a first voltage level to buffer amplifier 32 which amplifies signal 40 and outputs it as

25

test voltage signal 42. Any number of different test voltage levels can be selected and generated utilizing DAC 30 and buffer amplifier 32. Test voltage signal 42 is received by relays 36.

5

Control register 34 also receives information regarding which line or lines of PCI bus are to be utilized to test the response of processing unit 12 to a particular hardware fault. Control register 34 is utilized to turn selected relays 36 and 37 either on or off. Control register 34 is coupled to relay 36a via signal 48, relay 36b via signal 46, relay 36c via signal 44, relay 37a via signal 50, relay 37b via signal 52, and relay 37c via signal 54. Control register 34 includes a bit associated with each signal output from control register 34 which may be either set or reset to drive the signal either HIGH or LOW.

Each PCI line is coupled to one relay 36 and one relay 37. For example, PCI line 56 is coupled to both relays 36a and 37a. PCI line 58 is coupled to both relays 36b and 37b. And, PCI line 60 is coupled to both relays 36c and 37c.

25

calls for PCI line 56 to be driven HIGH, control signal 41 includes information which sets a bit in control register 34 associated with signal 48 to drive signal 48 HIGH, and resets a bit in control register 34 associated with signal 50 to drive signal 50 LOW. Relay 36a is turned on while relay 37a is turned off. This causes the test voltage signal 42 to be output on PCI line 56, thus simulating the selected hardware fault.

As an example, when a particular hardware fault

10

25

30

Figure 3 is a high level flow chart illustrating the simulation of hardware faults and subsequent determination of whether a fault detection system is operating properly in accordance with the method and system of the present invention. The process starts as depicted at block 100 and thereafter passes to block 102 which illustrates a specification of a particular expansion card to test. Next, block 104 depicts a specification of a hardware fault for this card to Any hardware fault could be tested. simulate. example, the fault detection system in processing unit 12 could be tested to determine if it responds properly to a short in a power supply. Block 106, then, illustrates a determination of the PCI line or lines which would be utilized to simulate the hardware fault specified. line is associated with one or more bits which must be set or reset in order to simulate the hardware fault.

The process then passes to block 108 which depicts a determination of an appropriate test voltage level for each PCI line which is required in order to simulate the fault. This test voltage level will subsequently be applied to the PCI line. Thereafter, block 110 illustrates a determination of a proper response of processing unit 12 to the specified hardware fault.

Next, block 112 depicts a selection of a bit or bits in control register 34 of fault simulator card 18 which are associated with the determined PCI lines utilized for this hardware fault. The process then passes to block 114 which illustrates the running of the functions of expansion card 20 during the simulation.

Next, block 116 depicts the driving of the determined line or lines associated with the determined

10

25

bit(s) of control register 34 to the determined test voltage level. Thus, a test signal having the determined test voltage level is output utilizing the line(s) of PCI bus 24 during operation of expansion card 20. The test signal overrides any signal output by expansion card 20 onto PCI bus 24 because the test signal is driven at a current level which is higher than the current level expansion card 20 can output. Block 118, then, illustrates a determination of whether or not processing unit 12 responds properly to the hardware fault. determination is made that processing unit 12 does not respond properly to the hardware fault, the process passes to block 120 which depicts the reporting of an error in handling of the hardware fault. The process then terminates as depicted at block 124. Referring again to block 118, if a determination is made that processing unit 12 does respond properly to the hardware fault, the process passes to block 122 which depicts the reporting of an error in handling of the hardware fault. The process then terminates as depicted at block 124.

While a preferred embodiment has been particularly shown and described, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the present invention.

1

2

3

1

2

4 5

#### CLAIMS:

What is claimed is:

1. A method in a data processing system for simulating a hardware fault occurring on an expansion card, said expansion card coupled to a processing unit in said system utilizing a bus, said method comprising the steps of:

specifying said hardware fault to simulate;

determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card; and

outputting said signal during operation of said expansion card, wherein said hardware fault occurring on said expansion card is simulated.

- 2. The method according to claim 1, wherein said step of determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises the step of determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.
- 3. The method according to claim 1, further comprising the step of prior to outputting said signal, determining a proper response of said system to said hardware fault.

2

3

4

1

2

3

- 1 2 3

4

- The method according to claim 3, further comprising the step of in response to outputting said signal, determining if said system responded properly to said hardware fault.
- 5. The method according to claim 4, further comprising the step of determining a line of said bus which is associated with said hardware fault.
- The method according to claim 5, further comprising the step of outputting said signal during operation of said expansion card utilizing said line of said bus.
- The method according to claim 6, further comprising 7. the step of determining a test voltage level for said signal, wherein said test voltage level is a voltage level required to simulate said hardware fault.
- The method according to claim 7, further comprising 8. the step of outputting said signal having said test voltage level during operation of said expansion card utilizing said line of said bus.
- The method according to claim 8, wherein said step 9. of determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises the step of determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.

2

1

2

3

1

2

3

4

5

6

10. A data processing system for simulating a hardware fault occurring on an expansion card, said expansion card coupled to a processing unit in said system utilizing a bus, comprising:

means for specifying said hardware fault to simulate:

means for determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card; and

means for outputting said signal during operation of said expansion card, wherein said hardware fault occurring on said expansion card is simulated.


- 11. The method according to claim 10, wherein said means for determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises means for determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.
- 12. The system according to claim 10, further comprising means prior to outputting said signal, for determining a proper response of said system to said hardware fault.
- 13. The system according to claim 12, further comprising means responsive to outputting said signal, for determining if said system responded properly to said hardware fault.

- 14. The system according to claim 13, further comprising means for determining a line of said bus which is associated with said hardware fault.
  - 15. The system according to claim 14, further comprising means for outputting said signal during operation of said expansion card utilizing said line of said bus.
  - 16. The system according to claim 15, further comprising means for determining a test voltage level for said signal, wherein said test voltage level is a voltage level required to simulate said hardware fault.
  - 17. The system according to claim 16, further comprising means for outputting said signal having said test voltage level during operation of said expansion card utilizing said line of said bus.
  - 18. The system according to claim 17, wherein said means for determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises means for determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.

#### ABSTRACT OF THE DISCLOSURE

# DATA PROCESSING METHOD AND SYSTEM FOR SIMULATION OF HARDWARE FAULTS UTILIZING A PCI BUS


A data processing system and method are disclosed for simulating a hardware fault occurring on an expansion card coupled to the system utilizing a bus. The hardware fault to simulate is specified. A determination is made of a signal to output utilizing the bus to simulate the hardware fault occurring on the expansion card. The signal is output during operation of the expansion card such that the hardware fault occurring on the expansion card is simulated.



.; .

. 4 3 .

Fig. 2



DOCKET NUMBER: TU9-98-010

#### DECLARATION AND POWER OF ATTORNEY FOR

#### PATENT APPLICATION

As a below named inventor, I hereby declare that:

 $\,$  My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

### DATA PROCESSING METHOD AND SYSTEM FOR SIMULATION OF HARDWARE FAULTS UTILIZING A PCI BUS

the specification of which (check one)

•
X_is attached hereto.
was filed on as Application Serial No and was amended on (if applicable)
I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.
I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:
Prior Foreign Application(s): Priority Claimed
Yes No
(Number) (Country) (Day/Month/Year)
I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:
(Application Serial #) (Filing Date) (Status)
I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and

DOCKET NUMBER: TU9-98-010

further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Leslie G. Murray, Reg. No. 31,183; Robert M. Sullivan, Reg. No. 39,391; Philip R. Wadsworth, Reg. No. 29,219; Douglas R. Millett, Reg. No. 31,784; Noreen A. Krall, Reg. No. 39,734; Christopher A. Hughes, Reg. No. 26,914; John E. Hoel, Reg. No. 26,279; Esther E. Klein, Reg. No. 34,337; Paik Saber, Reg. No. 37,494; Joseph C. Redmond, Jr., Reg. No. 18,753; Edward A. Pennington, Reg. No. 32,588; G. Marlin Knight, Reg. No. 33,409; Alan L. Carlson, Reg. No. 40,939; Max Ciccarelli, Reg. No. 39,454; Dale R. Cook, Reg. No. P-42,434; Andrew J. Dillon, Reg. No. 29,634; Justin M. Dillon, Reg. No. P-42,486; Kenneth C. Hill, Reg. No. 29,650; Melvin A. Hunn, Reg. No. 32,574; Kermit D. Lopez, Reg. No. P-41,953; Jack V. Musgrove, Reg. No. 31,986; Antony P. Ng, Reg. No. P-43,032; Brian F. Russell, Reg. No. 40,796; Daniel E. Venglarik, Reg. No. 39,409; and Philip T. Virga, Reg. No. 36,710.

Send correspondence to: Andrew J. Dillon, FELSMAN, BRADLEY, GUNTER & DILLON, LLP, Suite 350, Lakewood on the Park, 7500B North Capital of Texas Highway, Austin, Texas 78731, and direct all telephone calls to Andrew J. Dillon at (512) 343-6116.

DATE:

DATE:

FULL NAME OF SOLE OR FIRST INVENTOR: Donald Eugene Denning

RESIDENCE: 10961 E. Via Tranquilla

10961 E. Via Tranquilla Tucson, Arizona 85749

CITIZENSHIP: U.S.A.

INVENTORS SIGNATURE:

POST OFFICE ADDRESS: 10961 E. Via Tranquilla Tucson, Arizona 85749

FULL NAME OF SECOND INVENTOR: Robert George Emberty

2 South Antietam Place

Tucson, Arizona 85710

CITIZENSHIP: U.S.A.

INVENTORS SIGNATURE:

RESIDENCE:

POST OFFICE ADDRESS: 2 South Antietam Place

Tucson, Arizona 85710

DOCKET NUMBER: TU9-98-010

FULL NAME OF THIRD INVENTOR: Craig Anthony Klein

\_\_\_\_ DATE:\_\_\_ INVENTORS SIGNATURE:\_

RESIDENCE:

780 N. Promontory Tucson, Arizona 85748

CITIZENSHIP: U.S.A.

POST OFFICE ADDRESS: 780 N. Promontory

Tucson, Arizona 85748